A 100 MHz synchronized OEIC photoreceiver in n-well, CMOS technology

نویسندگان

  • Kamel
  • Ayadi
  • Per Danielsen
چکیده

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A compact, low-power-consumption 5-Gbps OEIC receiver without equalizer fabricated in 0.18-µm CMOS technology

A low-cost, compact 5-Gbps fully integrated CMOS optical receiver without equalizer is fabricated in this paper in a standard 0.18-μm CMOS technology. The measured responsivity of the DNW-strip-SMPD operating in avalanche mode is 1.4A/W, while the bandwidth is 2.9GHz with 11.6V reverse bias voltage. The application for 5-Gbps very-short-reach optoelectronic integrated circuit (OEIC) receiver wi...

متن کامل

Low-power 850 nm optoelectronic integrated circuit receiver fabricated in 65 nm complementary metal-oxide semiconductor technology

The authors present a low-power 850 nm Si optoelectronic integrated circuit (OEIC) receiver fabricated in standard 65 nm complementary metal–oxide semiconductor (CMOS) technology. They analyse power consumption of previously reported CMOS OEIC receivers and determine the authors receiver architecture for low-power operation. Their OEIC receiver consists of a CMOS-compatible avalanche photodetec...

متن کامل

7-Gb/s monolithic photoreceiver fabricated with 0.25-µm SiGe BiCMOS technology

We demonstrate an 850-nm high-speed photoreceiver with a monolithically integrated silicon avalanche photodetector for optical interconnect applications. The photoreceiver is fabricated with standard 0.25-μm SiGe bipolar complementary metal-oxide-semiconductor technology without any process modification. The photoreceiver achieves 7-Gb/s optical data transmission with the bit-error rate less th...

متن کامل

5.2-GHz CMOS HIPERLAN Transceivers

This paper describes the design of a CMOS frequency synthesizer targeting wireless local area network applications in the 5-GHz range, with emphasis on the HIPERLAN standard. Based on an integer-N architecture, the synthesizer produces a 5.2-GHz output as well as the quadrature phases of a 2.6-GHz carrier. Fabricated in a 0.4m digital CMOS technology, the circuit provides a channel spacing of 2...

متن کامل

A Single-Chip CMOS Digitally Synthesized 0-35 MHz Agile Function Generator

This paper describes the design and implementation of a single-chip digitally synthesized 0-35 MHz agile function generator. The chip comprises an integrated direct digital synthesizer (DDS) with a 10-bit onchip digital-to-analog converter (DAC) using an n-well single-poly triple-metal 0.5-μm CMOS technology. The main features of the chip include maximum clock frequency of 100 MHz at 3.3-V supp...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2017